

GF40: SSTL_15/18 Pad Set



Libraries

Name	Process	CUP	Form Factor
RGO_GF40_25V18_LP_20C_SSTL_15_18	SLP	yes	staggered

Summary

The SSTL_15/18 pad set is a full complement of I/O, calibration, power, and spacer cells that are necessary to assemble a padding by abutment. Since the SSTL_15/18 normally operates with its own isolated power domain (1.5V/1.8V), a “rail-splitter” support cell (SPP_RS_005_15V) is included to allow the designer to easily break the lines that should not connect to the rest of the padding, while allowing VDD and VSS to be continuous within the padding.

Features

- Full DDR3 capability - 800MHz (1600 Mbps)
- Full DDR2 capability
- Low Power driving standard DDR3 memories
- 2.5V FETs
- Full complement of cells to build padding (20)
- Full ODT Capability - dynamic 6-Bit PVT calibration (external reference resistor)


Absolute maximum ratings

Parameter	Description	Value	Units
V _{VDD}	Core supply voltage range	-0.5 to 1.4	V
V _{DVDD}	I/O supply voltage range	-0.5 to 2.1	V
V _{PAD}	Voltage range at PAD	-0.5 to (V _{DVDD} + 0.5)	V


Recommended operating conditions

Parameter	Description	Min	Nom	Max	Units
V _{VDD}	Core supply voltage	0.9	1.1 to 1.2	1.26	V
V _{DVDD} (SSTL_15)	I/O supply voltage	1.425	1.5	1.575	V
V _{DVDD} (SSTL_18)	I/O supply voltage	1.62	1.8	1.98	V
V _{VREF}	Reference voltage	0.81	0.9	0.99	V
T _A	Ambient operating temperature	0	25	100	°C
T _J	Junction temperature	-40	25	125	°C
V _{PAD}	Voltage at PAD	0		V _{DVDD}	V
V _{IH} (dc)	DC input logic high	V _{REF} + 0.1		TBD	V
V _{IL} (dc)	DC input logic low	TBD		V _{REF} - 0.1	V
V _{IH} (ac)	AC input logic high	V _{REF} + 0.175		-	V
V _{IL} (ac)	AC input logic low	-		V _{REF} - 0.175	V

SLP_BI_SDS_18V_D – SSTL_15/18 Driver



SLP_CL_SDS_18V_D – SSTL_15/18 Clock Driver



AC Characteristics

Symbol	Parameter	Max	Unit	
F	Max frequency	800	MHz	
		100 MHz	11.2	mW
		400 MHz	14.4	mW
P _{diss} (TX)	Power dissipation	800 MHz	16.0	mW

GF40: SSTL_15/18 Pad Set



Characterization Corners

Nominal VDD	Model	VDD	DVDD=1.5/1.8V	Temperature
1.2	FF	+5%	+5%	-40°C
	FF	+5%	+5%	125°C
	TT	nominal	nominal	25°C
	SS	-10%	-5%	-40°C
	SS	-10%	-5%	125°C
	1.1	FF	+10%	+5%
FF		+10%	+5%	125°C
TT		nominal	nominal	25°C
SS		-10%	-5%	-40°C
SS		-10%	-5%	125°C

Physical size

Name	Width	Height	Units
SLP_BI_SDS_18V_D/DVDD/DVSS/PDO	55	240	µm
SLP_CL_SDS_18V_D_PWR	110	240	µm
SLP_SP_CAL_SDS_18V	27.5	240	µm
SLP_RE_000_1518V	27.5	240	µm
PVP_VD_RCD_1218V	27.5	240	µm
PVP_VS_RCD_1218V	27.5	240	µm
SVP_SP_000_1518V	0.1	240	µm
SVP_SP_001_1518V	1	240	µm
SVP_SP_005_1518V	5	240	µm
SVP_SP_010_1518V	10	240	µm
SPP_RS_005_1518V	5	240	µm
SPP_AD_SSTL_1518V	25	240	µm
SVP_CO_001_15V	240	240	µm

Cell summary

Name	Description
SLP_BI_SDS_18V_D /DVDD/DVSS/PDO	SSTL_15/18 I/O pad with power
SLP_CL_SDS_18V_D_PWR	Differential clock buffer with DVDD/DVSS
SLP_SP_CAL_SDS_18V	Calibration pad
SLP_RE_000_1518V	V _{REF} pad
PVP_VD_RCD_1218V	Core V _{DD} with VREF bus
PVP_VS_RCD_1218V	Core V _{SS} pad with VREF bus
SVP_SP_000_1518V	0.1 µm spacer
SVP_SP_001_1518V	1 µm spacer
SVP_SP_005_1518V	5 µm spacer
SVP_SP_010_1518V	10 µm spacer
SPP_RS_005_1518V	DVDD, DVSS, POC, CP[1..3], CN[1..3] and VREF rail splitter
SPP_AD_SSTL_1518V	Adapter to staggered libraries
SVP_CO_001_1518V	Corner cell

© 2008-2011 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America