

# CSM65: SSTL\_18 Pad Set



## Libraries

| Name                           | Process | CUP | Form Factor |
|--------------------------------|---------|-----|-------------|
| RGO_CSM65_25V18_G_30C_SSTL_18  | G       | yes | staggered   |
| RGO_CSM65_25V18_LP_30C_SSTL_18 | LP      | yes | staggered   |

## Summary

The SSTL\_18 pad set is a full complement of I/O, power, and spacer cells that are necessary to assemble a padding by abutment. Since the SSTL\_18 normally operates with its own isolated power domain (1.8V), a “rail-splitter” support cell (SPP\_RS\_005\_18V) is included to allow the designer to easily break the lines that should not connect to the rest of the padding, while allowing VDD and VSS to be continuous within the padding. The output circuitry is designed with 2.5-volt FET’s, but all parameters are guaranteed only at 1.8 volts ( $\pm 10\%$ ).

The cells are designed to provide the user with the option of either 60% or full drive that is fully compliant with the JEDEC standard JESD8-15a specification up to 400 MHz (DDR800) with balanced load management.

## Features

- JEDEC standard compliant
- SSTL\_18 with selectable 60% or full drive
- 2.5V FETs
- Up to 400 MHz with balanced load management
- Full complement of pads
- 50 $\Omega$ , 75 $\Omega$  and 150 $\Omega$  termination
- Non-ODT reduced size driver and clock pad (30 $\mu$ m pitch)

## Absolute maximum ratings


| Parameter         | Description               | Value                             | Units |
|-------------------|---------------------------|-----------------------------------|-------|
| V <sub>VDD</sub>  | Core supply voltage range | -0.5 to 1.4                       | V     |
| V <sub>DVDD</sub> | I/O supply voltage range  | -0.5 to 2.8                       | V     |
| V <sub>PAD</sub>  | Voltage range at PAD      | -0.5 to (V <sub>DVDD</sub> + 0.5) | V     |
| T <sub>A</sub>    | Storage temperature range | -55 to 150                        | °C    |

## Recommended operating conditions

| Parameter           | Description                        | Min                   | Nom        | Max                    | Units |
|---------------------|------------------------------------|-----------------------|------------|------------------------|-------|
| V <sub>VDD</sub>    | Core supply voltage                | 0.90                  | 1.0 to 1.2 | 1.32                   | V     |
| V <sub>DVDD</sub>   | I/O supply voltage                 | 1.62                  | 1.8        | 1.98                   | V     |
| V <sub>VREF</sub>   | Reference voltage                  | 0.81                  | 0.9        | 0.99                   | V     |
| T <sub>A</sub>      | Ambient operating temperature      | 0                     | 25         | 100                    | °C    |
| T <sub>J</sub>      | Junction temperature               | -40                   | 25         | 125                    | °C    |
| V <sub>PAD</sub>    | Voltage at PAD                     | 0                     |            | V <sub>DVDD</sub>      | V     |
| V <sub>IH(dc)</sub> | DC input logic high <sup>[1]</sup> | V <sub>REF</sub> +125 |            | V <sub>DVDD</sub> +300 | mV    |
| V <sub>IL(dc)</sub> | DC input logic low <sup>[1]</sup>  | -300                  |            | V <sub>REF</sub> -125  | mV    |
| V <sub>IH(ac)</sub> | AC input logic high <sup>[1]</sup> | V <sub>REF</sub> +250 |            | -                      | mV    |
| V <sub>IL(ac)</sub> | AC input logic low <sup>[1]</sup>  | -                     |            | V <sub>REF</sub> -250  | mV    |


<sup>[1]</sup>Single-ended receiver see JEDEC Standard No. 8-15A for more information

## SLP\_BI\_013\_18V\_D – SSTL\_18 Driver



<sup>[1]</sup>ODT control pins not available in non-ODT pad

## SLP\_CL\_013\_18V\_D – SSTL\_18 Clock Driver



<sup>[1]</sup>ODT control pins not available in non-ODT pad

## AC Characteristics

| Symbol            | Parameter         | Max | Unit          |
|-------------------|-------------------|-----|---------------|
| F                 | Max frequency     | 400 | V             |
| P <sub>DISS</sub> | Power dissipation | 15  | $\mu$ W / MHz |

# CSM65: SSTL\_18 Pad Set



## Characterization Corners

| Nominal VDD        | Model | VDD     | DVDD = 1.8V | Temperature |
|--------------------|-------|---------|-------------|-------------|
| 1.2 <sup>[1]</sup> | FF    | +10%    | +10%        | -40°C       |
|                    | FF    | +10%    | +10%        | 125°C       |
|                    | TT    | nominal | nominal     | 25°C        |
|                    | SS    | -10%    | -10%        | -40°C       |
|                    | SS    | -10%    | -10%        | 125°C       |
| 1.1 <sup>[2]</sup> | FF    | +10%    | +10%        | -40°C       |
|                    | FF    | +10%    | +10%        | 125°C       |
|                    | TT    | nominal | nominal     | 25°C        |
|                    | SS    | -10%    | -10%        | -40°C       |
|                    | SS    | -10%    | -10%        | 125°C       |
| 1.0                | FF    | +10%    | +10%        | -40°C       |
|                    | FF    | +10%    | +10%        | 125°C       |
|                    | TT    | nominal | nominal     | 25°C        |
|                    | SS    | -10%    | -10%        | -40°C       |
|                    | SS    | -10%    | -10%        | 125°C       |

<sup>[1]</sup> LP process only.

<sup>[2]</sup> G process only

## Physical size

| Name                 | Width | Height | Units |
|----------------------|-------|--------|-------|
| SLP_BI_013_18V_D     | 50    | 200    | µm    |
| SLP_CL_013_18V_D     | 100   | 200    | µm    |
| SLP_BI_013_18V_D_NOD | 30    | 230    | µm    |
| SLP_CL_013_18V_D_NOD | 60    | 230    | µm    |
| SLP_RE_000_18V       | 30    | 180    | µm    |
| PVP_VD_RCD_12V       | 30    | 180    | µm    |
| PVP_VD_RC2_12V       | 60    | 180    | µm    |
| PVP_VD_RC3_12V       | 90    | 180    | µm    |
| PVP_VS_RCD_12V       | 30    | 180    | µm    |
| PVP_VS_RC2_12V       | 60    | 180    | µm    |
| PVP_VS_RC3_12V       | 90    | 180    | µm    |
| PVP_VD_PDO_18V       | 30    | 180    | µm    |
| PVP_VD_RDO_18V       | 30    | 180    | µm    |
| PVP_VS_RDO_18V       | 30    | 180    | µm    |
| SVP_SP_000_18V       | 0.1   | 180    | µm    |
| SVP_SP_001_18V       | 1     | 180    | µm    |
| SVP_SP_005_18V       | 5     | 180    | µm    |
| SVP_SP_010_18V       | 10    | 180    | µm    |
| SPP_RS_005_18V       | 5     | 180    | µm    |
| SPC_AD_SSTL_18V      | 5     | 180    | µm    |

## Cell summary

| Name                 | Description                                  |
|----------------------|--|
| SLP_BI_013_18V_D     | SSTL_18 driver cell                          |
| SLP_CL_013_18V_D     | SSTL_18 differential clock cell              |
| SLP_BI_013_18V_D_NOD | SSTL_18 driver cell without ODT              |
| SLP_CL_013_18V_D_NOD | SSTL_18 differential clock cell without ODT  |
| SLP_RE_000_18V       | V <sub>REF</sub> pad                         |
| PVP_VD_RCD_12V       | Core power pad                               |
| PVP_VD_RC2_12V       | Double bond core power pad                   |
| PVP_VD_RC3_12V       | Triple bond core power pad                   |
| PVP_VS_RCD_12V       | Core ground pad                              |
| PVP_VS_RC2_12V       | Double bond core ground pad                  |
| PVP_VS_RC3_12V       | Triple bond core ground pad                  |
| PVP_VD_PDO_18V       | I/O power pad with POC control               |
| PVP_VD_RDO_18V       | I/O power pad without POC control            |
| PVP_VS_RDO_18V       | I/O ground supply                            |
| SVP_SP_000_18V       | 0.1 µm spacer                                |
| SVP_SP_001_18V       | 1 µm spacer                                  |
| SVP_SP_005_18V       | 5 µm spacer                                  |
| SVP_SP_010_18V       | 10 µm spacer                                 |
| SPP_RS_005_18V       | DVDD, DVSS, POC, BIAS and VREF rail splitter |
| SPC_AD_SSTL_18V      | Adapter to core-limited libraries            |

© 2006-2008 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

**Aragio Solutions**  
**2201 K Avenue**  
**Section B Suite 200**  
**Plano, TX 75074-5918**  
**Phone: (972) 516-0999**  
**Fax: (972) 516-0998**  
**Web: <http://www.aragio.com/>**

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America