

Libraries

Name	Process	Form Factor
RGO_TSMC22_18V33_ULP_20C_SD3	ULP	Staggered CUP

Summary

The SD library provides bidirectional SD 3.0 signaling cells. It is compliant with the SD Specifications, Part 1, Physical Layer Specification (Revision 3.01, February 18, 2010).

This library is available in a staggered CUP wire bond implementation with a flip chip option.

To design an operational I/O power domain with these cells, an additional library is required – 3.3V Wide Range GPIO. That library contains a full complement of cells to support the assembly of a functional pad ring by abutment. That set includes an input-only buffer, isolated analog I/O, and power / ground cells along with corner and spacer cells. An included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:

- JEDEC compliant
 - 2kV ESD Human Body Model (HBM)
 - 500V ESD Charge Device Model (CDM)

Latch-up Immunity:

- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor


- Staggered (pad-limited)
 - SD3 – $36\mu\text{m} \times 165\mu\text{m}$
 - VREF – $25\mu\text{m} \times 165\mu\text{m}$

Characterization Corners

Nom VDD	Model	LPE	VDD	DVDD [1]	Temp
0.9V	FF	Cbest	+10%	+10%	-40°C
	FF	Cbest	+10%	+10%	0°C
	FF	Cbest	+10%	+10%	125°C
	FFG	Ctypical	+10%	+10%	125°C
	TT	Ctypical	nominal	nominal	25°C
	TT	Ctypical	nominal	nominal	85°C
	SS	Cworst	-10%	-10%	-40°C
	SS	Cworst	-10%	-10%	0°C
	SS	Cworst	-10%	-10%	125°C

[1] DVDD = 1.8V, 3.3V

STP_BI_016_1833V_SD3



Bidirectional SD 3.0 Driver Features

- Dual voltage operation (1.8V & 3.3V)
- Programmable drive strength
- Selectable output slew-rate (slow / fast)
- Selectable Schmitt trigger input
- Programmable input options (hi-Z/pull-up/pull-down)
- Fully compatible with Aragio Solutions 3.3V I/O library offerings
- Power-up sequencing independent design with Power-on Control

For proper operation, the **SPP_RE_SDVR_1833V** voltage reference cell, included in this library, is required in the SD power domain.

Recommended Operating Conditions

Description	Min	Nom	Max	Units
V _{VDD} Core supply voltage	0.81	0.9	0.99	V
T _J Junction temp	-40	25	+125	°C
V _{PAD} Voltage at IO	-0.3		V _{DVDD} +0.3	V
V _{DVDD} I/O supply voltage	2.7	3.3	3.63	V
V _{IH} Input logic high	0.625*V _{DVDD}	-	V _{DVDD} +0.3	V
V _{IL} Input logic low	V _{DVSS} - 0.3	-	0.25*V _{DVDD}	V
V _{HYS} [1] Input hysteresis	0.2	-	1.4	V
V _{DVDD} I/O supply voltage	1.7	1.8	1.95	V
V _{IH} Input logic high	1.27	-	2.0	V
V _{IL} Input logic low	V _{DVSS} - 0.3	-	0.58	V
V _{HYS} [1] Input hysteresis	0.1 * V _{DVDD}	-	0.4*V _{DVDD}	V

[1] When SMT = 1.

© 2011-2022 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America