

TSMC 05: 1.8V Support: Power



Libraries

Name	Process	Form Factor
RGO_TSMC05_15V18_N5_45F_SPT	N5	Inline

Summary

This 1.8V Support: Power library provides a full complement of cells to support the assembly of a functional pad ring by abutment. It is supplied as a standard addition to the GPIO libraries and other I/O library offerings from Aragio Solutions that use a compatible pad ring bus structure.

The library is available in an inline flip chip implementation.

The included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:

- JEDEC compliant
 - 2kV ESD Human Body Model (HBM)
 - 500 V ESD Charge Device Model (CDM)

Latch-up Immunity:

- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor

- Inline (core-limited) – $66.5\mu\text{m} \times 100.1\mu\text{m}$
- Flip chip implementation with CUP structure built in

Recommended Operating Conditions

Description	Min	Nom	Max	Units
V_{VDD} Core supply voltage	0.675	0.75	0.825	V
	0.765	0.85	0.935	V
V_{DVDD} I/O supply voltage	1.62	1.8	1.98	V
	1.35	1.5	1.65	V
T_{J} Junction temperature	-40	25	125	$^\circ\text{C}$
V_{PAD} Voltage at PAD	$V_{\text{DVSS}} - 0.3$	-	$V_{\text{DVDD}} + 0.3$	V

Cell List

Name	Description
I/O Power / Ground Pads	
PWC_VD_RDO_1218V	I/O power (DVDD)
PWC_VS_RDO_1218V	I/O ground (DVSS)
Core Power / Ground Pads	
PWC_VD_RCD_1018V	Core power (VDD)
PWC_VS_RCD_1018V	Core ground (VSS)
Analog Pads *	
ANC_BI_DWR_1218V	1.8V Analog Input cell
Analog Power / Ground Pads	
PWC_VD_ANA_1018V	Analog power (AVDD) 1.0V
PWC_VS_ANA_1018V	Analog ground (AVSS)
PWC_VD_ANA_1218V	Analog power (ADVDD) 1.8V
PWC_VS_ANA_1218V	Analog ground (ADVSS)
Support Pads	
SPC_SP_P028_1218V	0.028 μm spacer
SPC_SP_P038_1218V	0.038 μm spacer
SPC_SP_P084_1218V	0.084 μm spacer
SPC_SP_001_1218V	1 μm spacer
SPC_SP_002_1218V	2 μm spacer
SPC_SP_005_1218V	5 μm spacer
SPC_SP_010_1218V	10 μm spacer
SPC_RS_005_1218V	Rail splitter
SPC_RE_SVR_1218V	VREF / HVPS generation
SPC_SP_POC_1218V	POC generation

Characterization Corners

Model	LPE Type	VDD [1]	DVDD [2]	Temp
FFGNP	Cbest_CCbest	+10%	+10%	-40 $^\circ\text{C}$
FFGNP	Cbest_CCbest	+10%	+10%	0 $^\circ\text{C}$
FFGNP	Cbest_CCbest	+10%	+10%	125 $^\circ\text{C}$
TT	Ctypical	nominal	nominal	25 $^\circ\text{C}$
TT	Ctypical	nominal	nominal	85 $^\circ\text{C}$
SSGNP	Cworst_CCworst	-10%	-10%	-40 $^\circ\text{C}$
SSGNP	Cworst_CCworst	-10%	-10%	0 $^\circ\text{C}$
SSGNP	Cworst_CCworst	-10%	-10%	125 $^\circ\text{C}$

[1] VDD = 0.75V & 0.85V

[2] DVDD = 1.2V, 1.5V & 1.8V

© 2011-2022 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America