

## Libraries

Name	Process	Form Factor
RGO_TSMC05_15V12_N5_45F_SVD	N5	Inline

## Summary

This 1.2V GPIO library provides open-drain bi-directional I/O cells designed for the SVID three-line interface. It is compliant with the Intel SVID specification.

The library is available in an inline flip chip implementation.

To design an operational I/O power domain with these cells, an additional library is required – 1.8V Support: Power. That library contains isolated analog I/O, and a full complement of power cells along with spacer cells to assemble a functional pad ring by abutment. An included rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

### ESD Protection:

- JEDEC compliant
  - 2kV ESD Human Body Model (HBM)
  - 500 V ESD Charge Device Model (CDM)

### Latch-up Immunity:

- JEDEC compliant
  - Tested to I-Test criteria of  $\pm 100\text{mA}$  @ 125°C


## Cell Size & Form Factor

- Inline (core-limited) – 99.82 $\mu\text{m}$  x 100.1 $\mu\text{m}$
- Flip chip implementation with CUP structure built in

## Recommended Operating Conditions

Description	Min	Nom	Max	Units
$V_{\text{VDD}}$ Core supply voltage	0.675	0.75	0.825	V
$V_{\text{DVDD}}$ I/O supply voltage	1.08	1.2	1.32	V
$V_{\text{VDDP}}$ External pull-up supply to PAD	0.95		1.08	V
$T_{\text{J}}$ Junction temperature	-40	25	125	°C
$V_{\text{PAD}}$ Voltage at PAD	$V_{\text{DVSS}} - 0.3$	-	1.32	V

## FRC\_BI\_SVD\_12V\_NC



## Bi-directional GPIO Features

- Open drain operation only
  - 24mA rated sink current @ 1.2V
- Operating frequency – up to 25MHz
- Fault-tolerant to 1.32V at PAD (no current flow when DVDD = 0V)
- Output enable
- Receiver enable
- Standard LVCMOS compatible input with Schmitt trigger (hysteresis)
- Power-on sequencing independent design with Power-On Control
- DVDD = 1.08V to 1.32V
- Pad VDDP = 0.95V to 1.08V – independent of DVDD
- The circuit consumes no DC supply current in the static state
- A pull-down function is provided to prevent the PAD port from floating when an open-drain configuration is not used on the system board.

## Characterization Corners

Model	LPE Type	VDD [1]	DVDD [2]	Temp
FFGNP	Cbest_CCbest	+10%	+10%	-40°C
FFGNP	Cbest_CCbest	+10%	+10%	0°C
FFGNP	Cbest_CCbest	+10%	+10%	125°C
TT	Ctypical	nominal	nominal	25°C
TT	Ctypical	nominal	nominal	85°C
SSGNP	Cworst_CCworst	-10%	-10%	-40°C
SSGNP	Cworst_CCworst	-10%	-10%	0°C
SSGNP	Cworst_CCworst	-10%	-10%	125°C

[1] VDD = 0.75V & 0.85V

[2] DVDD = 1.2V

© 2011-2022 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

**Aragio Solutions**  
**2201 K Avenue**  
**Section B Suite 200**  
**Plano, TX 75074-5918**  
**Phone: (972) 516-0999**  
**Fax: (972) 516-0998**  
**Web: <http://www.aragio.com/>**

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein.

**Printed in the United States of America**